

**EE 330 Spring 2024**  
**HW4 Solutions**

- 1) No of wafers produced by 248nm in 4 years=  $80 \times 24 \times 365 \times 4 = 2803200$   
cost per wafer for 248nm machine =  $10M/2803200 = \$3.17$   
cost per process = \$35.7.

No of wafers produced by 193nm in 4 years=  $20 \times 24 \times 365 \times 4 = 700800$   
cost per wafer for 248nm machine =  $40M/700800 = \$57.08$

cost per process = \$570.8

wafer area =  $\pi \times (300 \times 10^{-3})^2 / 4 = 70650 \text{ sq mm}$

die area of 90nm chip is 50 sq mm.

die/wafer for 90nm wafer = wafer area/die area = 1413 dies/ wafer

die area of 50nm chip is going to reduce by a factor of  $(90/50)^2$

This gives us the die area of the 50nm chip =  $15.43 \text{ mm}^2$

die/wafer for 50nm wafer = wafer area/die area = 4578 dies /wafer

cost per chip of a 248nm machine =  $35.7/1413 = \$0.025$  per chip

cost per chip of a 193nm =  $570.8/4578 = \$0.125$  per chip

Therefore, we can say that it costs about 5 times more to manufacture a chip at 50nm node.

- 2) Gate oxide thickness of Si-O<sub>2</sub> = 2nm

$$\frac{\epsilon(\text{SiO}_2) * A}{d_{\text{SiO}_2}} = \frac{\epsilon(\text{HfO}_2) * A}{d_{\text{HfO}_2}}$$

We take the  $\epsilon(\text{SiO}_2) = 3.9$  and  $\epsilon(\text{HfO}_2) = 20$

We get the gate oxide thickness of HfO<sub>2</sub> = 10.3nm

- 3) From lecture notes, diameter of oxide layer = 0.35nm

$$\rightarrow \text{Volume of oxide layer} = \frac{4}{3}\pi \left(\frac{0.35}{2}\right)^3 = 0.0224493 \text{ nm}^3$$

$$\begin{aligned} \rightarrow \text{Volume of oxide layer} &= 7 \text{ nm} \times 14 \text{ nm} \times 25 \times 10^{-10} \text{ m} \\ &= 245 \text{ nm}^3 \end{aligned}$$

$$\begin{aligned} \Rightarrow \text{Number of Silicon dioxide molecules} &= \frac{245 \text{ nm}^3}{0.0224493 \text{ nm}^3} \\ &= 10913.5 \text{ molecules} \end{aligned}$$

4) The resistivity of Al =  $2.65 \times 10^{-8} \Omega \cdot \text{m}$

$$\text{Resistance} = \rho \frac{L}{A}$$

$$= 2.65 \times 10^{-8} \times \frac{1000 \times 10^{-6}}{20 \times 10^{-9} \times 40 \times 10^{-9}}$$

$$= \underline{\underline{33125 \Omega}}$$

- 5) The lowest resistance material would be Silver. One of the reasons is that they are not used to form metal connects because they are more immune to oxidization as compared to Cu or Al. Also, during the metallization process, they can migrate and enter the Silicon which alters the behavior of the CMOS.
- 6) The loss of material per cut = 150um  
 Typical thickness of 12" silicon wafer = 775um.  
 Thickness of material removed from Silicon pull per wafer = 150um + 775um = 925um  
 Total number of wafers from the Silicon pull =  $2/925u = 2126$  wafers  
 There is an additional  $0.162 \times 925u = 149.85um$  of Silicon being wasted in the process.

7)

Contact resistance  $\rightarrow 14.6$  ohms

poly sheet  $\rightarrow 21.7$  ohms/sq

Capacitance poly  $\rightarrow 82$  aF/ $\mu\text{m}^2 = 82 \times 10^{-18}$  F/ $\mu\text{m}^2$

$$(9) \quad 1\text{K Hz} = \frac{1}{RC}, \quad \text{Capacitance} = 8\text{pF}$$

Capacitor Area

$$8\text{pF} = \text{Capacitance poly} \times \text{Capacitor Area}$$

$$\Rightarrow \text{Capacitor Area} = \frac{8\text{pF}}{\text{Capacitance poly}} = \frac{8 \times 10^{-12} \text{ F}}{82 \times 10^{-18} \text{ F}/\mu\text{m}^2}$$

$$\Rightarrow \text{Capacitance Area} = 97560.98 \mu\text{m}^2$$

Resistor Area

$$1000 \times 2\pi = \frac{1}{8\text{pF} \times ((14.6 \times 2) + (21.7 \times N_s))}$$

$$\rightarrow N_s = 916790 = \frac{\text{Resistor length}}{\text{Resistor width}}$$

If Resistor length =  $1 \mu\text{m}$

Resistor width =  $916790 \mu\text{m}$

$$\Rightarrow \text{Resistor Area} = 916790 \mu\text{m}^2$$

$$\begin{aligned} \rightarrow \text{Total Filter Area} &= 916790 \mu\text{m}^2 + 97560.98 \mu\text{m}^2 \\ &= 1014350.98 \mu\text{m}^2 \end{aligned}$$

$\rightarrow$  Capacitor =  $8 \text{ pF}$

$$\text{Resistor} = \frac{1}{2\pi \times 1000 \times 8 \text{ p}} = 19.894368 \text{ M } \Omega$$

(b) Area of Capacitor + Area of resistor = Total Area

$$\rightarrow A_{\text{capacitor}} + A_{\text{resistor}} = A_{\text{total}}$$

$$(2\pi \times 1000) = \frac{1}{(82 \times 10^{-18} \times A_{\text{cap}}) \times [(14.6 \times 2) + 21.7 \times N_5]}$$

$A_{\text{resistor}} = N_5 \times \text{dimension of square}$

$\rightarrow 0.6 \mu\text{m}$  is minimum for  $0.5 \mu$  technology

thus, to find minimum area, dimension of square =  $(0.6 \mu\text{m})^2$

$$\Rightarrow (2\pi \times 1000) = \frac{1}{(82 \times 10^{-18} \times A_{\text{cap}}) \times \left[ (2 \times 14.6) + (21.7 \times \frac{A_{\text{res}}}{(0.6 \mu\text{m})^2}) \right]}$$

$$\Rightarrow 2000\pi = \frac{1}{(82 \times 10^{-18} \times A_{\text{cap}}) \times \left[ (2 \times 14.6) + 21.7 \times \frac{A_{\text{total}} - A_{\text{cap}}}{0.36} \right]}$$

let  $A_{\text{cap}} = x$

$$A_{\text{total}} = x - 4.84424 \times 10^{-13} + 3.21995 \times 10^{10} x^{-1}$$

$$\rightarrow \text{Minimum } A_{\text{total}} = (A_{\text{total}})' = 0$$

$$(A_{\text{total}})' = 1 - 3.21995 \times 10^{10} x^{-2}$$

$$\Rightarrow (A_{\text{total}})' = 1 - \frac{3.21995 \times 10^{10}}{(A_{\text{cap}})^2} = 0$$

$$\Rightarrow A_{\text{cap}} = \sqrt{3.21995 \times 10^{10}} = \underline{179442.2 \mu\text{m}^2}$$

$$\begin{aligned} \Rightarrow A_{\text{total}} &= 179442.2 - 4.84424 \times 10^{-13} + \frac{3.21995 \times 10^{10}}{179442.2} \\ &= \underline{358884.4 \mu\text{m}^2} \end{aligned}$$

$$\Rightarrow A_{\text{resistor}} = 358884.4 - 179442.2 = \underline{179437.4 \mu\text{m}^2}$$

Comparing the values obtained in part (b) to (a), it can be observed that the values obtained in part (a) are 3 times higher than (b)

8) A) width and length dimensions are overlap of polysilicon gate and active area

width =  $3\mu\text{m}$

length =  $1\mu\text{m}$

B) Positive photoresist = exposed material is removed when developed

W is not affected by the dimensions of the Poly, only by dimensions of active but L is affected

Underdeveloped photoresist = not enough is removed,

Under-etched = not enough is removed. It follows if L1 is the original length (1u),

$$L=L1-2*0.1-2*0.1 = 0.6u \text{ and } W = 3u$$

C) Negative photoresist = unexposed material is removed when developed  
 As before, W is not affected by the dimensions of Poly but L is affected

Underdeveloped photoresist = too little is removed but since negative photoresist, provides too much polysilicon protection . Under-etched, not enough is removed.

Thus  $L = L_1 + 2*(0.1) - 2*(0.1) = 1\mu + 0.2\mu - 0.2\mu = 1\mu$  and  $W = 3\mu$

Note in this case the two deviations compensate for each other and the desired length is obtained.

9)

$$(i) R = \rho \frac{L}{A} = \rho \frac{L}{\text{width} \times \text{thickness}}$$

$$\Rightarrow \text{thickness} = \frac{L \rho}{R \times \text{width}}$$

$$\text{Resistivity of aluminium} = 2.65 \times 10^{-8} \Omega\text{-m}$$


$$\Rightarrow \text{thickness} = \frac{250 \times 10^{-6} \times 2.65 \times 10^{-8}}{25 \times 2 \times 10^{-6}} = 1.325 \times 10^{-7} \text{ m}$$

$$(ii) \text{Resistivity of Copper} = 1.72 \times 10^{-8} \Omega\text{-m}$$

$$\Rightarrow 25 \Omega = 1.72 \times 10^{-8} \times \frac{L}{1.325 \times 10^{-7} \times 2 \times 10^{-6}}$$

$$\Rightarrow L = 3.852 \times 10^{-4} \text{ m}$$

10)



$$\text{Difference in wafer thickness} = 5000 \times 10^{-10} \times (1 - 0.47)$$

$$= \underline{\underline{2.65 \times 10^{-7} \text{ m}}}$$